Impact of RTN and NBTI on Synchronous Circuit Reliability

نویسندگان

  • Takashi Matsumoto
  • Kazutoshi Kobayashi
  • Hidetoshi Onodera
چکیده

We investigate a synchronous circuit reliability for 65nm−40nm CMOS technology. The impact of Random telegraph noise (RTN) and Negative Bias Temperature Instability (NBTI) on a circuit is evaluated. We found two things. (i) RTN at one or a few stages of a combinational circuit induces a large delay fluctuation under low voltage operation. (ii) LSI lifetime can be extended by utilizing NBTI recovery.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Stress Analysis and Temperature Impact of Negative Bias Temperature Instability (NBTI) on a CMOS inverter circuit

Negative Bias Temperature Instability(NBTI) has become an important reliability concern for ultra-scaled Silicon IC technology with significant implications for both analog and digital circuit design. As the Integrated Circuits (IC) density keeps on increasing with the scaling of CMOS devices in each successive technology generation, stress analysis or reliability concerns mainly Negative Bias ...

متن کامل

NBTI reliability on high-k metal-gate SiGe transistor and circuit performances

Article history: Received 12 November 2010 Received in revised form 14 December 2010 Accepted 28 December 2010 Available online 17 January 2011 0026-2714/$ see front matter 2010 Elsevier Ltd. A doi:10.1016/j.microrel.2010.12.015 ⇑ Corresponding author. Tel.: +1 407 8235719; fax: E-mail address: [email protected] (J.-S. Yuan). Negative-bias temperature instability (NBTI) on high-k metal-gate Si...

متن کامل

A 65nm CMOS 400ns Measurement Delay NBTI-Recovery Sensor by Minimum Assist Circuit

Designing reliable systems becomes more difficult in recent years. Besides conventional problems such as transistor leakage, degradation and variation of transistor performance have severe impact on the dependability of VLSI systems[1]-[3]. In this paper, we deal with negative bias temperature instability (NBTI) which is one of the strongest reliability concerns for digital and analog CMOS circ...

متن کامل

NBTI-Aware Nanoscaled Circuit Delay Assessment and Mitigation

As semiconductor manufacturing entered into nanoscale era, performance degradation due to Negative Bias Temperature Instability (NBTI) became one of the major threats to circuits reliability. In this paper, we present a model and analysis of NBTI impact on circuit delays. First, we model NBTI impact on gate intrinsic delay and output transition delay. The insights of our models reveal that NBTI...

متن کامل

Impact Analysis of NBTI/PBTI on SRAM VMIN and Design Techniques for Improved SRAM VMIN

Negative bias temperature instability (NBTI) and positive bias temperature instability (PBTI) are critical circuit reliability issues in highly scaled CMOS technologies. In this paper, we analyze the impacts of NBTI and PBTI on SRAM VMIN, and present a design solution for mitigating the impact of NBTI and PBTI on SRAM VMIN. Two different types of SRAM VMIN (SNM-limited VMIN and time-limited VMI...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2011